A multi-level clocking scheme has been developed to improve the parallel CTE of four-phase CCDs by suppressing the effects of traps located in the transport channel under barrier phases by inverting one of these phases throughout the transfer sequence.
INTRODUCTION
During the pre-development study phase for Euclid VIS [1], particular focus was given to optimising the parallel charge transfer efficiency (CTE) of the CCD273s [2] that comprise the focal plane and develop strategies to mitigate the reduced performance as a consequence of radiation damage during the mission [3] .Multiple electrode potential level parallel clocking schemes were investigated to: improve parallel CTE, eliminate surface persistence following optical overload and allow for Clocked Anti-Blooming (CAB) whilst avoiding Clock-Induced-Charge(CIC) and the 'pumping' of traps. With a greater understanding of CIC, a simple technique was developed to generate low noise charge injection via CIC for background generation used for trap pumping. E optimisatio e responsible f can be given t. 
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